A 2.4 GHz fully integrated cascode-cascade CMOS doherty power amplifier

27Citations
Citations of this article
34Readers
Mendeley users who have this article in their library.
Get full text

Abstract

This letter presents the first CMOS Doherty power amplifier (PA) fully integrated on chip. The "cascode-cascade" amplifier architecture is proposed to get rid of the bulky power splitter and facilitate the integration. The quarter wavelength transmission lines are replaced by the lumped component networks such that the whole amplifier circuit can be squeezed into the die size of 1.97 × 1.4 mm2. Fabricated in 0.18 μm CMOS technology, the 3.3 V PA achieves 12 dB power gain. The measured output power and power added efficiency (PAE) at P1 dB are more than 21 dBm and 14%, respectively. The PAE at 7 dB back-off from P1 dB is above 10% and the PAE degradation is less than 29%. © 2008 IEEE.

Cite

CITATION STYLE

APA

Yang, L. Y., Chen, H. S., & Chen, Y. J. E. (2008). A 2.4 GHz fully integrated cascode-cascade CMOS doherty power amplifier. IEEE Microwave and Wireless Components Letters, 18(3), 197–199. https://doi.org/10.1109/LMWC.2008.916812

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free