A novel silicon-embedded coreless inductor for high-frequency power management applications

Abstract

In this letter, a novel post-CMOS silicon-embedded coreless power inductor is proposed and demonstrated. The inductor is fabricated in the thick bottom layer of a silicon substrate and connected to the front side through vias opened in the thin top layer where control circuits can be fabricated for chip area saving. A 0.8- mm2 coreless inductor fabricated using this monolithic inductor technology shows a low dc resistance of 87 mΩ and an inductance of 13.1 nH with a quality factor of 3.9 at 100 MHz. A high inductor efficiency of 93% was estimated for 2.41.5-V 0.6-A power conversion at 100 MHz. This technology is very suitable for power-supply-on-chip applications. © 2010 IEEE.