Sign up & Download
Sign in

Papers in Communication

Communication papers in Electrical and Electronic Engineering, A

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z Other
Papers 1 - 20 of 1,799 in Communication, A
  1. A 1.5-GHz low noise amplifier (LNA), intended for use in a global positioning system (GPS) receiver, has been implemented in a standard 0.6-μm CMOS process. The amplifier provides a forward gain (S21) of 22 dB with a noise figure of only 3.5 dB…
  2. A photonic ADC based on balanced detection, phase encoded optical sampling, wavelength multiplexing, and electronic quantization is demonstrated. It achieves 7.0 ENOB resolution at a 2GSa/s sub-sampling rate for a 40 GHz input analog signal.
  3. A 2.4-GHz energy-efficient transmitter (TX) for wireless medical applications is presented in this paper. It consists of four blocks: a phase-locked loop (PLL) synthesizer with a direct frequency presetting technique, a class-B power amplifier, a…
  4. A 0.18μm CMOS MICS-band transceiver with a reconfigurable RF front-end is presented, reusing the same circuit core for super-regenerative wake-up receiver, receive-mode LNA, and transmit power amplifier, eliminating the need for an external…
  5. Recent advances in the medical field are spurring the need for ultra-low power transceivers for wireless communication with medical implants. To deal with the growing demand for medical telemetry, the FCC commissioned the medical implant…
  6. A lens-integrated EA/DFB laser was developed. Stable lasing operation and narrowly focused surface emission were achieved. In addition, 40-Gbit/s, 30-m error-free multimode fiber transmission was successfully demonstrated.
  7. A fully integrated 2GHz super-regenerative transceiver is implemented in a 0.13 μm CMOS process. The transmit and receive paths utilize BAW resonators, yielding a 450 $\mu$W 1V RF front-end and a transmitter delivering 380 $\upmu$W with 23%…
  8. This paper describes a multi-core processor that integrates 48 cores, 4 DDR3 memory channels, and a voltage regulator controller in a 64 2D-mesh network-on-chip architecture. Located at each mesh node is a five-port virtual cut-through…
  9. In this article, we present an efficient approach for the implementation of optimum maximum likelihood decoding of QPSK modulated multiple-input-multiple-output data streams. The proposed method does not compromise optimality of the detection…
  10. This paper presents a configurable MIMO detector with QR decomposition and channel interpolation for 4×4 MIMO-OFDM systems. QR decomposition (QRD) processor and MIMO detector are usually investigated independently in the literature; however, this…
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z Other

Sign up today - FREE

Mendeley saves you time finding and organizing research. Learn more

  • All your research in one place
  • Add and import papers easily
  • Access it anywhere, anytime

Start using Mendeley in seconds!

Already have an account? Sign in