An active-frequency compensation scheme for CMOS low-dropout regulators with transient-response improvement

64Citations
Citations of this article
40Readers
Mendeley users who have this article in their library.
Get full text

Abstract

An active-frequency compensation circuit for low- dropout regulators (LDOs) is presented. Compared with the conventional compensation scheme, the proposed circuit can greatly boost the effective current multiplication factor by at least one order of magnitude without increasing any power consumption. Hence, the proposed circuit can generate an internal lower frequency zero and push parasitic poles toward extremely high frequency such that the loop bandwidth can be extended drastically. The required on-chip capacitance is reduced to 0.4 pF, comparing to 5 pF in the conventional compensation scheme. The slew rate at the gate drive of the LDO is also improved by the proposed error amplifier. Implemented in a 0.35-μm 2P4M CMOS process, the LDO with the proposed active-frequency compensation circuit consumes 27 μA ground current at 150-mA maximum output current with a dropout voltage of 200 mV. Experimental results show that the proposed LDO structure has achieved only 10% settling time of the conventional compensation scheme. © 2008 IEEE.

Cite

CITATION STYLE

APA

Lin, H. C., Wu, H. H., & Chang, T. Y. (2008). An active-frequency compensation scheme for CMOS low-dropout regulators with transient-response improvement. IEEE Transactions on Circuits and Systems II: Express Briefs, 55(9), 853–857. https://doi.org/10.1109/TCSII.2008.924366

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free