Analog circuit performance issues with aggressively scaled gate oxide CMOS technologies

3Citations
Citations of this article
9Readers
Mendeley users who have this article in their library.
Get full text

Abstract

MOS Transistors with sub 100 nm channel lengths need a gate oxide thickness in the range of 1 - 2 nm to combat the short channel effects. However at these gate dielectric thicknesses, the gate current is no longer negligible. In this paper, we report the device analog behavior with extremely scaled oxides for integrating mixed signal circuits using the scaled digital CMOS technologies. We show the performance of common source amplifiers and current mirror circuits with these technologies. Our results also show that though thin oxides result in good voltage gains of amplifier circuits, the increased gate leakage degrades the performance of current mirror circuits. We also analyze the performance of different classes of current mirror circuits in the presence of gate leakage and provide broad guidelines for analog circuit design in the presence of gate leakage. © 2006 IEEE.

Cite

CITATION STYLE

APA

Narasimhulu, K., & Ramgopal Rao, V. (2006). Analog circuit performance issues with aggressively scaled gate oxide CMOS technologies. In Proceedings of the IEEE International Conference on VLSI Design (Vol. 2006, pp. 45–50). https://doi.org/10.1109/VLSID.2006.84

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free