IEEE Standard VHDL Language Reference Manual
IEEE std 10761987 (2000)
Available from en.wikipedia.org
or
Abstract
VHSIC hardware description language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.
Sign up today - FREE
Mendeley saves you time finding and organizing research. Learn more
- All your research in one place
- Add and import papers easily
- Access it anywhere, anytime
Start using Mendeley in seconds!
Readership Statistics
7 Readers on Mendeley
by Discipline
by Academic Status
43% Ph.D. Student
29% Student (Master)
14% Post Doc
by Country
14% China
14% India
14% New Zealand