Digital pulse width modulator architectures

by A Syed, E Ahmed, D Maksimovic, E Alarcon
2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551) ()


This paper presents a survey and classification of architectures for integrated circuit implementation of digital pulse-width modulators (DPWM) targeting digital control of high-frequency switching DC-DC power converters. Previously presented designs are identified as particular cases of the proposed classification. In order to optimize circuit resources in terms of occupied area and power consumption, a general architecture based on tapped delay lines is proposed, which includes segmentation of the input digital code to drive binary weighted delay cells and thermometer-decoded unary delay cells. Integrated circuit design of a particular example of the segmented DPWM is described. The segmented DPWM prototype chip operates at 1 MHz switching frequency and has low power consumption and very small silicon area (0.07 mm2 in a standard 0.5 micron CMOS process). Experimental results validate the functionality of the proposed segmented DPWM.

Cite this document (BETA)

Readership Statistics

26 Readers on Mendeley
by Discipline
by Academic Status
38% Ph.D. Student
31% Student (Master)
8% Assistant Professor
by Country
4% Italy
4% Poland
4% Japan

Sign up today - FREE

Mendeley saves you time finding and organizing research. Learn more

  • All your research in one place
  • Add and import papers easily
  • Access it anywhere, anytime

Start using Mendeley in seconds!

Sign up & Download

Already have an account? Sign in