A real-time SAR echo simulator based on FPGA and parallel computing

6Citations
Citations of this article
5Readers
Mendeley users who have this article in their library.

Abstract

This paper designs and implements a SAR (Synthetic Aperture Radar) real-time echo simulator based on multi-FPGA parallel computing. The one-dimensional frequency-domain Fourier transform algorithm is used in the simulator, and the echo signal model and the rapid calculation algorithm of impulse response function are introduced. The pipeline compute structure, multichannel parallel computing and procedure flow design are the key technologies of the simulator, which are also presented in details. And finally, the validity and correctness of the SAR echo simulator are verified through the imaging results of the point-array target and the nature scene target.

Cite

CITATION STYLE

APA

Yinhui, X., Dazhi, Z., Tao, Y., & Xiaoheng, X. (2015). A real-time SAR echo simulator based on FPGA and parallel computing. Telkomnika (Telecommunication Computing Electronics and Control), 13(3), 806–812. https://doi.org/10.12928/telkomnika.v13i3.1972

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free