Efficient comparator design for motion estimation on FPGA

Citations of this article
Mendeley users who have this article in their library.
Get full text


Motion Estimation(ME) operationinvolves predicting the frames and identifying motion vectors sothat redundancy can be exploited by eliminating the transfer ofsimilar information between successive frames.The most efficientand simple technique to estimate the motion vectors is Summation ofAbsolute Difference(SAD) where comparator forms one of an elemental component in SAD computation.This paper proposes two different comparator designs where propoundcircuit I is based on efficient look ahead comparator andpropound circuit II uses alteredone’s complement and conditional sum adder method. Results shows that propound circuit I reduces delay by 23%but with 16% increase in number of slice LUTs whereas the propoundcircuit II reduces delay by 11% and gives 33% reduction in number of slice LUTsas compared to traditional circuit. The propound hardwarecircuits are implemented on Virtex 7 FPGA and synthesized using Verilog as HDL language on Xilinx ISE 14.2.




Koshta, J., & Khare, K. (2019). Efficient comparator design for motion estimation on FPGA. International Journal of Recent Technology and Engineering, 8(2), 1118–1123. https://doi.org/10.35940/ijrte.B1656.078219

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free