MIPS is a simple streamlined highly scalable RISC architecture is most used in android base devices and best suited for portable mobile devices. This Paper presents a design of 5 stage pipelined 32 bit MIPS processor on a 28nm Technology. The processor is designed using Harvard architecture. The most important feature of pipelining is performance and speed of the processor, this results in increase of device power. To reduce dynamic power using RTL clock gating inside FPGA device we presented a novel approach in this paper. Design functionality in terms of area power and speed is analyzed using kintex 7 platform board.
CITATION STYLE
Prasanth, V., Sailaja, V., Sunitha, P., & Vasantha Lakshmi, B. (2019). Design and implementation of low power 5 stage pipelined 32 bits MIPS processor using 28nm technology. International Journal of Innovative Technology and Exploring Engineering, 8(4S2), 503–507.
Mendeley helps you to discover research relevant for your work.