Reconfigurable hardware-based acceleration for machine learning and signal processing

5Citations
Citations of this article
4Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Certain application areas of signal processing and machine learning, such as robotics, impose technical limitations on the computing hardware, which make the use of generic processors unfeasible. In this paper we propose a framework for the development of dataflow accelerators as a possible solution. The approach is based on model based development and code generation to allow a rapid development of the accelerators and perform a functional verification of the overall system.

Cite

CITATION STYLE

APA

Woehrle, H. (2015). Reconfigurable hardware-based acceleration for machine learning and signal processing. In Formal Modeling and Verification of Cyber-Physical Systems: 1st International Summer School on Methods and Tools for the Design of Digital Systems, Bremen, Germany, September 2015 (pp. 311–313). Springer Fachmedien. https://doi.org/10.1007/978-3-658-09994-7_23

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free