Network on-Chip (NoC) is an interconnect fabric to connect sub-system blocks on a chip. The NoC should provide high bandwidth and low latency, should consume low energy, and should be compact. However, all these requirements are at odds and require tradeoffs at all levels. In this chapter, we discuss issues and challenges for future NoCs with demands for high bandwidth and low energy. Next, we present details of how coupling packet-switched arbitration with circuit-switched data transfer can achieve these goals. In this hybrid network, packet-switched arbitration is used to reserve future circuit-switched channels for the data transfer, eliminating the performance bottlenecks associated with pure circuit-switched networks while maintaining their power advantage. Furthermore, proximity-based data streaming increases network throughput and improves energy efficiency. Measurements of this NoC in 45 nm CMOS are described to analyze de-sign tradeoffs. © 2011 Springer Science+Business Media LLC.
Anders, M. A., Kaul, H., Krishnamurthy, R. K., & Borkar, S. Y. (2011). Hybrid circuit/packet switched network for energy efficient on-chip interconnections. In Low Power Networks-On-Chip (pp. 3–20). Springer. https://doi.org/10.1007/978-1-4419-6911-8_1