Euro-Par 2012: Parallel Processing Workshops

  • Membarth R
  • Hannig F
  • Teich J
  • et al.
N/ACitations
Citations of this article
67Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Mapping algorithms in an efficient way to the target hardware poses a challenge for algorithm designers. This is particular true for heterogeneous systems hosting accelerators like graphics cards. While algorithm developers have profound knowledge of the application domain, they often lack detailed insight into the underlying hardware of accelerators in order to exploit the provided processing power. Therefore, this paper introduces a rule-based, domain-specific optimization engine for generating the most appropriate code variant for different Graphics Processing Unit (GPU) accelerators. The optimization engine relies on knowledge fused from the application domain and the target architecture. The optimization engine is embedded into a framework that allows to design imaging algorithms in a Domain-Specific Language (DSL). We show that this allows to have one common description of an algorithm in the DSL and select the optimal target code variant for different GPU accelerators and target languages like CUDA and OpenCL. © 2013 Springer-Verlag.

Cite

CITATION STYLE

APA

Membarth, R., Hannig, F., Teich, J., Körner, M., & Eckert, W. (2013). Euro-Par 2012: Parallel Processing Workshops. Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 7640, 123–132. https://doi.org/10.1007/978-3-642-36949-0

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free