In this paper a low power and high speed 4X4 multiplier is designed using CMOS Technology. The important factors in VLSI Design are power, area, speed and design time. Now-a-days, power and speed has become a crucial factor in Digital Signal Processor (DSP) Applications. However, different optimization techniques are available in the digital electronic world. The proposed approach a Low power and high speed Multiplier Design based on Modified Column bypassing technique mainly used to reduce the switching power activity. While this technique offers great dynamic power savings, due to their interconnection. In this work, a low power and high speed multiplier with Hybridization scheme is presented. This scheme is combination of booth encoder algorithm and column bypass technique is called modified column bypassing scheme. The simulations are performed in 0.18µm CMOS Technology in Cadence Virtuoso tools with operating voltage ±1.8v.
CITATION STYLE
Srinivas, E., Sharath Babu, N., & Sreenivasa Raju, G. (2019). Design of low power and high speed 4X4 multiplier using modified column bypassing scheme for DSP applications. International Journal of Recent Technology and Engineering, 8(2 Special Issue 3), 643–647. https://doi.org/10.35940/ijrte.B1118.0782S319
Mendeley helps you to discover research relevant for your work.