Skip to main content

Run-time power-gating techniques for low-power on-chip networks

0Citations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Leakage power has already been consuming a considerable portion of the active power in recent process technologies. In this chapter, we survey various power gating techniques to reduce the leakage power of on-chip routers. Then we introduce a run-time fine-grained power-gating router, in which power supply to each router component (e.g., virtual-channel buffer, crossbar's multiplexer, and output latch) can be individually controlled in response to the applied workload. The fine-grained power gating router with 35 micro-power domains is designed using a commercial 65 nm process and evaluated in terms of the area overhead, application performance, and leakage power reduction. © 2011 Springer Science+Business Media LLC.

Cite

CITATION STYLE

APA

Matsutani, H., Koibuchi, M., Nakamura, H., & Amano, H. (2011). Run-time power-gating techniques for low-power on-chip networks. In Low Power Networks-On-Chip (pp. 21–43). Springer. https://doi.org/10.1007/978-1-4419-6911-8_2

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free