Emerging stream processors for intensive computing use local register file to support ALUs array and use VLIW to explore instruction level parallelism. The current VLIW compilers for local register file such as ISCD work well on moderate media application without considering register allocation pressure. However, more complicated applications and optimizations that increase the size of the working set such as software pipelining make consideration of register pressure during the scheduling process. Based on ISCD complier, this paper presents two new techniques: spilling schedule and basic block repartition that compose a new schedule algorithm to alleviate register pressure. Experimental results show that it can deal with heavy workload application very well. The algorithm can also be applied to other microprocessors with the similar register architecture. © Springer-Verlag Berlin Heidelberg 2006.
CITATION STYLE
Nan, W., Mei, W., Ju, R., Yi, H., & Chunyuan, Z. (2006). Register allocation on stream processor with local register file. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 4186 LNCS, pp. 545–551). Springer Verlag. https://doi.org/10.1007/11859802_56
Mendeley helps you to discover research relevant for your work.