Design and implementaion of energy efficient muliplier architecture in low POWER vlsi

Abstract

The Low power multipliers having high clock frequencies assume a significant role in the present advanced technology. Multiplier is such a vital component which subsidises the aggregate power utilization in a systematic environment. Low Power VLSI optimization is carried out from basic subsystem level to architecture level. Power reduction is addressed at every stage of design thus the overall power reduction is minimized. Various innovative design techniques namely, clock gating, power gating and low power libraries are adopted to minimize power dissipation. The techniques proposed in this publication can be generalized and adopted for design complex signal processing and communication blocks required for various applications. To estimate 2’s complement of multiplicand for final Partial Product Row (PPRG) we used MBE technique in proposed system. The proposed multiplier consumes power up to 60% and reduce the logic delay up to 7.2% and route delay up to 92%. So compared to all existed multipliers, the proposed multiplier produces effective results.