Hardware implementation of methodologies of fixed point division algorithms

5Citations
Citations of this article
5Readers
Mendeley users who have this article in their library.

Abstract

This paper describes the hardware implementation methodologies of fixed point binary division algorithms. The implementations have been extended for the execution of the reciprocal of the binary numbers. Radix-2 (binary) implementations of digit recurrence and multiplicative based methods have been considered for comparison. Functionality of the algorithms have been verified in Verilog hardware description language (HDL) and synthesized in Xilinx ISE 8.2i targeting the device xc4vlx15-12sf363 of Virtex4 family. Implementation was done for both signed and unsigned number systems, having bit width of operands vary as an exponential function of 2n, where n=2 to 5. Performance parameters have been calculated in terms of clock frequency, FPGA slice utilization, latency and power consumption. Implementation results indicate that multiplicative based algorithm is superior in terms of latency, while digit recurrence algorithms are consuming low power along-with less area overhead.

Cite

CITATION STYLE

APA

Kumar, D., Saha, P., & Dandapat, A. (2017). Hardware implementation of methodologies of fixed point division algorithms. International Journal on Smart Sensing and Intelligent Systems, 10(3), 630–645. https://doi.org/10.21307/ijssis-2017-227

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free