Non Slicing Floorplan Representations in VLSI Floorplanning: A Summary

  • Jain L
  • Singh A
N/ACitations
Citations of this article
13Readers
Mendeley users who have this article in their library.

Abstract

Floorplan representation is a fundamental issue in designing a VLSI floorplanning algorithm as the representation has a great impact on the feasibility and complexity of floorplan designs. This survey paper gives an up-to-date account on various non-slicing floorplan representations in VLSI floorplanning. General Terms VLSI floorplanning, non-slicing floorplan, slicing floorplan.

Cite

CITATION STYLE

APA

Jain, L., & Singh, A. (2013). Non Slicing Floorplan Representations in VLSI Floorplanning: A Summary. International Journal of Computer Applications, 71(15), 12–20. https://doi.org/10.5120/12433-8962

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free