On-chip hardware accelerator for DSP applications

0Citations
Citations of this article
5Readers
Mendeley users who have this article in their library.
Get full text

Abstract

High speed computing systems developed for multimedia streaming application demand high throughput and which can be achieved by designing hardware accelerators for data processing. This article presents new hardware accelerating platform comprised of heterogeneous multi core processing elements integrated on single chip FPGA. This kind of multi core platform can boost multimedia applications through parallel processing. The proposed multi core platform has been realized on FPGA and few DSP applications are executed on the processing elements of the platform to validate its performance. The performance of the proposed hardware accelerator has been compared with existing standard computing platforms frequently used for multimedia applications. The comparison shows that the proposed on-chip multi core accelerator has enhanced the execution speed of DSP applications while providing optimum throughput.

Cite

CITATION STYLE

APA

Patil, S. S., & Nagaraja, B. G. (2019). On-chip hardware accelerator for DSP applications. International Journal of Recent Technology and Engineering, 8(3), 7534–7538. https://doi.org/10.35940/ijrte.C6079.098319

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free