Design and implementation of low-pass, high-pass and band-pass Finite Impulse Response (FIR) filters using FPGA

Abstract

This chapter presents the design and implementation of a Low-pass, a High-pass and a Band-pass Finite Impulse Response (FIR) Filter using SPARTAN-6 Field Programmable Gate Array (FPGA) device. The Filter performance is tested using Filter design and Analysis (FDA) and FIR tools from Mathworks. The FD ATool is used to define the Filter order and coefficients, and the FIR tool is used for Simulink simulation. The FPGA implementation is carried out using Spartan-6 LX75T-3FGG676C for different Filter specifications and simulated with the help of Xilinx ISE (Integrated Software Environment). System Generator ISE design suit 14.6i is used in synthesizing and co-simulation for FPGA Filter output verification. Finally, comparison is done between the results obtained from the software simulations and those from FPGA using hardware co-simulation. The simulation waveforms and synthesis reports verify the parallel implementation of FPGA which proves its effectiveness in terms of speed, resource usage and power consumption.