A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance

  • Wan L
  • Dong C
  • Chen D
N/ACitations
Citations of this article
18Readers
Mendeley users who have this article in their library.

Abstract

We propose a fast data relay (FDR) mechanism to enhance existing CGRA ( coarse-grained reconfigurable architecture ). FDR can not only provide multicycle data transmission in concurrent with computations but also convert resource-demanding inter-processing-element global data accesses into local data accesses to avoid communication congestion. We also propose the supporting compiler techniques that can efficiently utilize the FDR feature to achieve higher performance for a variety of applications. Our results on FDR-based CGRA are compared with two other works in this field: ADRES and RCP. Experimental results for various multimedia applications show that FDR combined with the new compiler deliver up to 29% and 21% higher performance than ADRES and RCP, respectively.

Cite

CITATION STYLE

APA

Wan, L., Dong, C., & Chen, D. (2012). A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance. International Journal of Reconfigurable Computing, 2012, 1–17. https://doi.org/10.1155/2012/163542

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free