Junctionless nanowire transistor fabricated with high mobility Ge channel

21Citations
Citations of this article
28Readers
Mendeley users who have this article in their library.
Get full text

Abstract

The junctionless nanowire metal-oxide-semiconductor field-effect transistor (JNT) has recently been proposed as an alternative device for sub-20-nm nodes. The JNT architecture eliminates the need for forming PN junctions, resulting in simple processing and competitive electrical characteristics. In order to further boost the drive current, alternative channel materials such as III-V and Ge, have been proposed. In this Letter, JNTs with Ge channels have been fabricated by a CMOS-compatible top-down process. The transistors exhibit the lowest subthreshold slope to date for JNT with Ge channels. The devices with a gate length of 3 μm exhibit a subthreshold slope (SS) of 216 mV/dec with an ION/IOFF current ratio of 1.2 × 103 at VD = -1 V and drain-induced-barrier lowering (DIBL) of 87 mV. © 2014 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim.

Cite

CITATION STYLE

APA

Yu, R., Georgiev, Y. M., Das, S., Hobbs, R. G., Povey, I. M., Petkov, N., … Duffy, R. (2014). Junctionless nanowire transistor fabricated with high mobility Ge channel. Physica Status Solidi - Rapid Research Letters, 8(1), 65–68. https://doi.org/10.1002/pssr.201300119

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free