Low power AVLS-TSPC based 2/3 pre-scaler

10Citations
Citations of this article
7Readers
Mendeley users who have this article in their library.
Get full text

Abstract

The technology has grown at an ultra-fast pace along with the world. Small devices with less power and high efficiency are in demand. As the circuit size gets smaller, the power requirement increases due to a greater number of transistors. A pre-scaler is a circuit which reduces the high frequency signal to a low frequency signal by integer division. A new approach to low power pre-scaler is proposed in this paper, which is an add-on to the conventional pre-scaler circuit. A true single-phase clock (TSPC) circuit reduces the skew problems in the clock and is used to realize latches and flip-flops. The objective of low power is fulfilled by incorporating the Adaptive Voltage Level Source (AVLS) to TSPC based circuit. The proposed AVLS-TSPC based pre-scaler was analyzed for a frequency of 10 MHz with a supply voltage of 1.8 V for both divide by 2 and 3 modes. The proposed pre-scaler consumes considerably lesser power when compared to that of the existing pre-scaler circuit. The circuits are implemented in 180 nm CMOS technology using Cadence Virtuoso and simulated using Cadence Spectre.

Author supplied keywords

Cite

CITATION STYLE

APA

Anirvinnan, P., Parashar, V. S., Aneesh Bharadwaj, D., & Premananda, B. S. (2019). Low power AVLS-TSPC based 2/3 pre-scaler. International Journal of Engineering and Advanced Technology, 9(1), 6687–6693. https://doi.org/10.35940/ijeat.A1974.109119

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free