Impact of Reduced Gate-to-Source Spacing on Indium Phosphide High Electron Mobility Transistor Performance

6Citations
Citations of this article
7Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

Indium phosphide (InP)-based high electron mobility transistors (HEMTs) with an offset gate enable higher maximum oscillation frequency (fMAX) values because of the resulting reduction in gate-to-source resistance. Following this approach, improved direct current (DC) characteristics and cutoff frequencies (fT/fMAX > 410/710 GHz with LG = 50 nm) are shown with respect to centered gate devices. However, HEMTs with an offset gate show degraded noise performances compared with centered gate devices because of a higher gate leakage current. The results show that offsetting the gate closer to the source is not desirable for ultra-low-noise performance.

Cite

CITATION STYLE

APA

Calvo Ruiz, D., Han, D., Bonomo, G., Saranovac, T., Ostinelli, O., & Bolognesi, C. R. (2021). Impact of Reduced Gate-to-Source Spacing on Indium Phosphide High Electron Mobility Transistor Performance. Physica Status Solidi (A) Applications and Materials Science, 218(3). https://doi.org/10.1002/pssa.202000191

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free