An Equivalence Checking Framework for Agile Hardware Design

0Citations
Citations of this article
11Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Agile hardware design enables designers to produce new design iterations efficiently. Equivalence checking is critical in ensuring that a new design iteration conforms to its specification. In this paper, we introduce an equivalence checking framework for hardware designs represented in HalideIR. HalideIR is a popular intermediate representation in software domains such as deep learning and image processing, and it is increasingly utilized in agile hardware design. We have developed a fully automatic equivalence checking workflow seamlessly integrated with HalideIR and several optimizations that leverage the incremental nature of agile hardware design to scale equivalence checking. Evaluations of two deep learning accelerator designs show our automatic equivalence checking framework scales to hardware designs of practical sizes and detects inconsistencies that manually crafted tests have missed.

Cite

CITATION STYLE

APA

Wang, Y., Xie, F., Yang, Z., Cocchini, P., & Yang, J. (2023). An Equivalence Checking Framework for Agile Hardware Design. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 26–32). Institute of Electrical and Electronics Engineers Inc. https://doi.org/10.1145/3566097.3567843

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free