A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC

Citations of this article
Mendeley users who have this article in their library.
Get full text


In this paper, a clock-free 200-MS/s 10-bit time-interleaved (TI) successive approximation register (SAR) analog-to-digital converter (ADC) is proposed. The presented SAR ADC can generate required clock by itself while an active signal is asserted. In the presented TI structure, two SAR ADCs are alternated with entering sample and comparison phases by the control circuit, and thus the equivalent sample rate can be doubled. The presented ADC is simulated under TSMC 90nm 1P9M CMOS process. Under a supply voltage of 1.2-V and an equivalent sampling rate of 200-MS/s, the resulted SNDR of the proposed ADC is 58.94 dB, which is equivalent to the ENOB of 9.50-bit. The simulated DNL and INL are within 0.735 /-0.404 and 0.734 /-0.552, respectively.




Kuo, C. H., & Luo, Z. J. (2019). A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC. In Proceedings of the 26th International Conference “Mixed Design of Integrated Circuits and Systems”, MIXDES 2019 (pp. 133–136). Institute of Electrical and Electronics Engineers Inc. https://doi.org/10.23919/MIXDES.2019.8787144

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free