Design of high-speed LVDS data communication link using FPGA

Abstract

This paper proposed the design and implementation of high speed communication link between two FPGAs using LVDS driver using 100MHz clock. Initially Asynchronous and Synchronous communication are discussed and then synchronous communication is used for LVDS data communication. The speed of the communication is sensitive to the noise and sampling of the data at the receiver end. Therefore, the differential signal voltage level and sampling at the falling edge of clock are proposed in the design to maintain the high speed.