A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance

Citations of this article
Mendeley users who have this article in their library.


© 2016, Abdulrazzaq et al. A review on CMOS delay lines with a focus on the most frequently used techniques for high-resolution delay step is presented. The primary types, specifications, delay circuits, and operating principles are presented. The delay circuits reported in this paper are used for delaying digital inputs and clock signals. The most common analog and digitally-controlled delay elements topologies are presented, focusing on the main delay-tuning strategies. IC variables, namely, process, supply voltage, temperature, and noise sources that affect delay resolution through timing jitter are discussed. The design specifications of these delay elements are also discussed and compared for the common delay line circuits. As a result, the main findings of this paper are highlighting and discussing the followings: the most efficient high-resolution delay line techniques, the trade-off challenge found between CMOS delay lines designed using either analog or digitally-controlled delay elements, the trade-off challenge between delay resolution and delay range and the proposed solutions for this challenge, and how CMOS technology scaling can affect the performance of CMOS delay lines. Moreover, the current trends and efforts used in order to generate output delayed signal with low jitter in the sub-picosecond range are presented.




Abdulrazzaq, B. I., Abdul Halin, I., Kawahito, S., Sidek, R. M., Shafie, S., & Yunus, N. A. M. (2016, December 1). A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance. SpringerPlus. SpringerOpen. https://doi.org/10.1186/s40064-016-2090-z

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free