Bus and memory interference in double bus multiprocessor systems

Citations of this article
Mendeley users who have this article in their library.
Get full text


Exact and approximate markovian models are developed for the performance analysis of four multiprocessor architectures based on the availability of two global busses for the interconnection of processors and shared resources such as common memories, I/O devices, etc. The performance index used in the paper is the average number of active processors, called processing power. Exact models show a combinatorial growth of the number of states of the Markov process, whereas the number of states of the approximate models grows linearly with the number of processors in the system. The accuracy of the results yielded by the approximate models is discussed, comparing the processing power estimates with exact results and with simulation. The uniform view used in the development of the models allows a comparison of the efficiency of the four architectures for a given load. © 1984.




Ajmone Marsan, M., & Carra, G. (1984). Bus and memory interference in double bus multiprocessor systems. Microprocessing and Microprogramming, 13(2), 73–96. https://doi.org/10.1016/0165-6074(84)90070-X

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free