8Citations
Citations of this article
6Readers
Mendeley users who have this article in their library.
Get full text

Abstract

The mechanical response at the interface between the silicon, low-k and copper layer of the wafer is simulated herein under the loading of the chemical-mechanical polishing (CMP). To identify the possible generation/propagation of the initial crack, the warpage induced by the thin-film fabrication process are considered, and applying pressure, status of slurry and the copper thickness are treated as the parameter in the simulation. Both the simulation and experimental results indicate that the large blanket wafer within high applying pressure would exhibit high stresses possible to delaminate the interface at the periphery of the wafer, and reducing the copper thickness can diminish the possibility of the delamination/failure of the low-k material. © 2006.

Cite

CITATION STYLE

APA

Yuan, C., van Driel, W. D., van Silfhout, R., van der Sluis, O., Engelen, R. A. B., Ernst, L. J., … Zhang, G. Q. (2006). Delamination analysis of Cu/low-k technology subjected to chemical-mechanical polishing process conditions. Microelectronics Reliability, 46(9–11), 1679–1684. https://doi.org/10.1016/j.microrel.2006.07.054

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free