A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization

  • Beukema T
  • Sorna M
  • Selander K
 et al. 
  • 67


    Mendeley users who have this article in their library.
  • 111


    Citations of this article.


A 4.9-6.4-Gb/s two-level SerDes ASIC I/O core employing a four-tap feed-forward equalizer (FFE) in the transmitter and a five-tap decision-feedback equalizer (DFE) in the receiver has been designed in 0.13-μm CMOS. The transmitter features a total jitter (TJ) of 35 ps p-p at 10-12 bit error rate (BER) and can output up to 1200 mVppd into a 100-Ω differential load. Low jitter is achieved through the use of an LC-tank-based VCO/PLL system that achieves a typical random jitter of 0.6 ps over a phase noise integration range from 6 MHz to 3.2 GHz. The receiver features a variable-gain amplifier (VGA) with gain ranging from -6to +10dB in ∼1dB steps, an analog peaking amplifier, and a continuously adapted DFE-based data slicer that uses a hybrid speculative/dynamic feedback architecture optimized for high-speed operation. The receiver system is designed to operate with a signal level ranging from 50 to 1200 mVppd. Error-free operation of the system has been demonstrated on lossy transmission line channels with over 32-dB loss at the Nyquist (1/2 Bd rate) frequency. The Tx/Rx pair with amortized PLL power consumes 290 mW of power from a 1.2-V supply while driving 600 mVppd and uses a die area of 0.79 mm2.

Author-supplied keywords

  • Adaptive equalizers
  • Analog equalization
  • Decision-feedback equalization
  • High-speed I/O
  • Transceivers

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Get full text


  • Troy Beukema

  • Michael Sorna

  • Karl Selander

  • Steven Zier

  • Brian L. Ji

  • Phil Murfet

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free