Application of partial reconfiguration of FPGAs in image processing

  • Raikovich T
  • Fehér B
  • 1


    Mendeley users who have this article in their library.
  • N/A


    Citations of this article.


FPGA based hardware accelerators have been more and more widely used in different kind of applications. As compared to other solutions and the direct hardware implementation, the advantage of the FPGA devices is their flexibility that arises from their programmable nature. In addition to this, some FPGA devices also support partial dynamic reconfiguration. When general purpose processors and reconfigurable computational structures are used together, the most advantageous properties of both components can be utilized. Algorithms (searching, sorting, signal and image processing, etc.) that are implemented such way have achieved 100 times or 1000 times better performance. This paper introduces a Xilinx Virtex-5 FPGA based reconfigurable hardware accelerator system, which has been created mainly for image processing purposes. By using the partial reconfiguration capability of the FPGA, the execution units in the system can be quickly reconfigured.

Author-supplied keywords

  • -fpga
  • already without direct human
  • hardware accelerator
  • image processing
  • images
  • implementing the basic
  • intervention
  • our goal is
  • partial reconfiguration
  • phase
  • to accelerate this second

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • Tamás Raikovich

  • Béla Fehér

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free