Architecture of the scalable communications core's network on chip

  • Ilitzky D
  • Hoffman J
  • Chun A
 et al. 
  • 37


    Mendeley users who have this article in their library.
  • 30


    Citations of this article.


The SCC is a flexible and energy-and area-efficient baseband processor for concurrent multiple wireless protocols. Its architecture consists of coarse grained, heterogeneous, programmable accelerators connected via a packet-based, 3-ary 2-cube network on chip. The NOC supports goals of flexibility, scalability, and extensibility, and it meets stringent latency and throughput requirements.

Author-supplied keywords

  • Communication
  • Mobile communications
  • Multicore architectures
  • Networking
  • Parallel architectures
  • Parallel processing
  • Wide area networks
  • Wide-area networks
  • Wireless
  • Wireless communications
  • on-chip interconnection networks

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • David Arditti Ilitzky

  • Jeffrey D. Hoffman

  • Anthony Chun

  • Brando Perez Esparza

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free