An asynchronous architecture for modeling intersegmental neural communication

  • Patel G
  • Reid M
  • Schimmel D
 et al. 
  • 15

    Readers

    Mendeley users who have this article in their library.
  • 10

    Citations

    Citations of this article.

Abstract

This paper presents an asynchronous VLSI architecture for modeling the oscillatory patterns seen in segmented biological systems. The architecture emulates the intersegmental synaptic connectivity observed in these biological systems. The communications network uses address-event representation (AER), a common neuromorphic protocol for data transmission. The asynchronous circuits are synthesized using communicating hardware processes (CHP) procedures. The architecture is scalable, supports multichip communication, and operates independent of the type of silicon neuron (spiking or burst envelopes). A 16-segment prototype system was developed, tested, and implemented; data from this system are presented. © 2006 IEEE.

Author-supplied keywords

  • Address event representation (AER)
  • Asynchronous circuits
  • Central pattern generator (CPG)
  • Neurobiological modeling
  • Neuromorphic engineering
  • Silicon neuron
  • VLSI architecture

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Authors

  • Girish N. Patel

  • Michael S. Reid

  • David E. Schimmel

  • Stephen P. DeWeerth

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free