Direct Digital Frequency Synthesizers With Polynomial Hyperfolding Technique

  • De Caro D
  • Napoli E
  • Strollo A
  • 5

    Readers

    Mendeley users who have this article in their library.
  • 47

    Citations

    Citations of this article.

Abstract

A new approach to design the phase to sine mapper of a direct digital frequency synthesizer (DDFS) is presented. The proposed technique uses an optimized polynomial expansion of sine and cosine functions to achieve either a 60-dBc spurious free dynamic range (SFDR), with a second-order polynomial, or a 80-dBc SFDR, with third-order polynomials. Polynomial computation is done by using new canonical-signed-digit (CSD) hyperfolding technique. This approach exploits all the symmetries of polynomials parallel computation and uses CSD encoding to minimize hardware complexity. CSD hyperfolding technique is also presented in the paper. The performances of new DDFS compares favorably with circuits designed using state-of-the-art Cordic algorithm technique.

Author-supplied keywords

  • Arithmetic circuits
  • CMOS digital integrated circuits
  • digital integrated circuits
  • direct digital frequency synthesizers (DDFSs)

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Authors

  • D. De Caro

  • E. Napoli

  • A. G.M. Strollo

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free