Fast and robust face detection on a parallel optimized architecture implemented on FPGA

  • Farrugia N
  • Mamalet F
  • Roux S
 et al. 
  • 39


    Mendeley users who have this article in their library.
  • 26


    Citations of this article.


In this paper, we present a parallel architecture for fast and robust face detection implemented on FPGA hardware. We propose the first implementation that meets both real-time requirements in an embedded context and face detection robustness within complex backgrounds. The chosen face detection method is the Convolutional Face Finder (CFF) algorithm, which consists of a pipeline of convolution and subsampling operations, followed by a multilayer perceptron. We present the design methodology of our face detection processor element (PE). This methodology was followed in order to optimize our implementation in terms of memory usage and parallelization efficiency. We then built a parallel architecture composed of a PE ring and an FIFO memory, resulting in a scalable system capable of processing images of different sizes. A ring of 25 PEs running at 80 MHz is able to process 127 QVGA images per second and performing real-time face detection on VGA images (35 images per second).

Author-supplied keywords

  • Embedded
  • FPGA
  • Face detection
  • High level synthesis
  • Parallel architecture
  • Realtime

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Get full text


  • Nicolas Farrugia

  • Franck Mamalet

  • Sébastien Roux

  • Fan Yang

  • Michel Paindavoine

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free