FPGA implementation and analysis of random delay insertion countermeasure against DPA

  • Lu Y
  • O'Neill M
  • McCanny J
  • 14

    Readers

    Mendeley users who have this article in their library.
  • 20

    Citations

    Citations of this article.

Abstract

Security devices can reveal critical information about the cryptographic key from the power consumption of their circuits. Differential power analysis {(DPA)} is one of the most effective power analysis techniques. In recent years numerous countermeasures against the {DPA} attack of hardware implementations of security algorithms have been proposed. In this paper, we investigate the random delay insertion {(RDI)} countermeasure. Previous research has evaluated {RDI} for microprocessor implementations; however, its security properties in relation to hardware implementations have not been investigated in detail. We prove both theoretically and practically that it is an effective technique on {FPGA} devices and we propose a set of critical parameters that can be utilized to optimize a security algorithm design with {RDI} in terms of area, speed and power. In this work, we implement the first hardware security architecture with {RDI} on an {FPGA} device, and attack it using {DPA.} It is shown that {RDI} is an efficient countermeasure technique on {FPGA} in comparison to other countermeasures.

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Get full text

Authors

  • Yingxi Lu

  • Maire P. O'Neill

  • John V. McCanny

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free