Gate sizing and buffer insertion using economic models for power optimization

  • Murugavel A
  • Ranganathan N
  • 5


    Mendeley users who have this article in their library.
  • 13


    Citations of this article.


Page 1. Power Optimization Ashok K. Murugavel and N. Ranganathan Department

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • a.K. Murugavel

  • N. Ranganathan

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free