Higher order autocorrelation vision chip

  • Ishii I
  • Yamamoto K
  • Kubozono M
  • 2

    Readers

    Mendeley users who have this article in their library.
  • 30

    Citations

    Citations of this article.

Abstract

This paper describes very large scale integration implementation using a new vision chip architecture specialized for target tracking and recognition. A 64 times 64 pixel prototype vision chip and its evaluation results are shown. The extraction algorithms of both higher order local autocorrelation (HLAC) features and moment features are implemented on the prototype chip in order to achieve high-speed image processing and enhanced pixel integration. The chip is integrated on a 5.00 mm times 5.00 mm chip using a 0.35-mum CMOS DLP/TLM process; the pixel size is 44.2 mumtimes48.3 mum. The maximum current consumption is approximately 400 mA, and the chip can calculate all HLAC features more than 26 times in 1 ms. The experimental results also demonstrate that the chip can successfully recognize and count high-speed objects at real time

Author-supplied keywords

  • Counting objects
  • Higher order local autocorrelation (HLAC)
  • Integrated architecture
  • Moment features
  • Target recognition
  • Vision chip

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Authors

  • Idaku Ishii

  • Kenkichi Yamamoto

  • Munehiro Kubozono

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free