A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation 2 Sense Amplifier Based Logic 3 Conception of Dynamic Differential Logic

  • Tiri K
  • Verbauwhede I
  • Hall B
 et al. 
  • 36


    Mendeley users who have this article in their library.
  • N/A


    Citations of this article.


This paper describes a novel design methodology to implement a secure DPA resistant crypto processor. The methodology is suitable for integration in a common automated standard cell ASIC or FPGA design flow. The technique combines standard building blocks to make 'new' compound standard cells, which have a close to constant power consumption. Experimental results indicate a 50 times reduction in the power consumption fluctuations.

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • Kris Tiri

  • Ingrid Verbauwhede

  • Boelter Hall

  • P O Box

  • Los Angeles

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free