Lowering power consumption in clock by using globally asynchronous locally synchronous design style

  • Hemani A
  • Meincke T
  • Kumar S
 et al. 
  • 30


    Mendeley users who have this article in their library.
  • 96


    Citations of this article.


Power consumption in clock of large high performance VLSIs can be reduced by adopting globally asynchronous, locally synchronous design style (GALS). GALS has small overheads for the global asynchronous communication and local clock generation. We propose methods to (a) evaluate the benefits of GALS and account for its overheads, which can be used as the basis for partitioning the system into optimal number/size of synchronous blocks, and (b) automate the synthesis of the global asynchronous communication. Three realistic ASICs, ranging in complexity from 1 to 3 million gates, were used to evaluate GALS benefits and overheads. The results show an average power saving of about 70% in clock with negligible overheads.

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • a. Hemani

  • T. Meincke

  • S. Kumar

  • a. Postula

  • T. Olsson

  • P. Nilsson

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free