A low-noise fast-lock phase-locked loop with adaptive bandwidth control

  • Lee J
  • Kim B
  • 77


    Mendeley users who have this article in their library.
  • 0


    Citations of this article.


This paper presents a salient analog phase-locked loop (PLL) that adaptively controls the loop bandwidth according to the locking status and the phase error amount. When the phase error is large, such as in the locking mode, the PLL increases the loop bandwidth and achieves fast locking. On the other hand, when the phase error is small, this PLL decreases the loop bandwidth and minimizes output jitters. Based on an analog recursive bandwidth control algorithm, the PLL achieves the phase and frequency lock in less than 30 clock cycles without pre-training, and maintains the cycle-to-cycle jitter within 20 ps (peak-to-peak) in the tracking mode. A feed forward-type duty-cycle corrector is designed to keep the 50% duty cycle ratio over all operating frequency range.

Author-supplied keywords

  • Bandwidth
  • Capacitors
  • Charge pumps
  • Clocks
  • Jitter
  • Phase locked loops
  • Stability analysis

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Get full text


  • Joonsuk Lee

  • Beomsup Kim

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free