NDR based threshold logic fabric with memristive synapses

  • Rajendran J
  • Manem H
  • Rose G
  • 27


    Mendeley users who have this article in their library.
  • 9


    Citations of this article.


In recent years, many researchers have proposed the usage of molecular scale devices exhibiting negative differential resistance (NDR) in the realization of programmable logic circuitry. This paper deals with the utilization of one such system built from NDR based circuitry, specifically the Goto pair, in the implementation of a programmable threshold logic array (PTLA). Furthermore, the PTLA considered here uses memristors exhibiting multiple levels of resistance to provide weighted inputs to each threshold gate. Circuit level considerations for the Goto pair to be implemented as part of PTLA are discussed. An image classification application is also implemented using the proposed PTLA and simulated for functionality and performance using Cadence Spectre.

Author-supplied keywords

  • Cadence Spectre
  • Goto pair
  • NDR
  • PTLA
  • electrical resistivity
  • electronic engineering computing
  • image classification
  • logic gates
  • memristive synapses
  • memristors
  • nanoelectronics
  • negative differential resistance
  • programmable logic arrays
  • programmable logic circuitry
  • programmable threshold logic array
  • reconfigurable molecular switches
  • resonant tunneling diodes
  • resonant tunnelling diodes
  • threshold gate
  • threshold logic fabric
  • weighted inputs

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • J Rajendran

  • H Manem

  • G S Rose

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free