Will physical scalability sabotage performance gains?

  • Matzke D
  • 24


    Mendeley users who have this article in their library.
  • 131


    Citations of this article.


The most important physical trend facing chip architects is the fact that on-chip wires are becoming much slower relative to logic as the on-chip devices shrink. The author points out that it will soon be impossible to maintain one global clock over the entire chip, and sending signals across a billion-transistor processor may require as many as 20 cycles

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • Doug Matzke

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free