Rapid modular assembly of Xilinx FPGA designs

  • Love A
  • Athanas P
  • 2


    Mendeley users who have this article in their library.
  • 1


    Citations of this article.


This paper presents an alternative FPGA design compilation flow that reduces the back-end time required to implement a design. Beginning with the GReasy front-end and proceeding through the TFlow back-end, this flow consists of a rapid method for design assembly, decoupled from the vendor tools. This enables software-like turnaround time for faster prototyping and increased productivity.

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Get full text


  • Andrew Love

  • Peter Athanas

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free