A reconfigurable FIR filter and 9b SAR ADC combination in 0.13 mum CMOS is presented. The filter does not require additional analog circuitry, but is implemented by using the SAR capacitor array with a modified tracking and sampling scheme. The prototype filter-ADC can be digitally configured as a 4-tap filter, as one of two different 12-tap filters, or without any filtering. The prototype occupies an active area of 0.68 mm2, achieves 45 dB SNDR and dissipates 7.3 mW power at 5 MS/s. The lowest frequency notch of the embedded filter attenuates by as much as 30.5 dB in 4-tap mode and 38.4 dB in 12-tap mode.
Mendeley saves you time finding and organizing research
Choose a citation style from the tabs below