The recursive NanoBox processor grid: A reliable system architecture for unreliable nanotechnology devices

  • KleinOsowski A
  • KleinOsowski K
  • Rangarajan V
 et al. 
  • 11

    Readers

    Mendeley users who have this article in their library.
  • 12

    Citations

    Citations of this article.

Abstract

Advanced molecular nanotechnology devices are expected to have exceedingly high transient fault rates and large numbers of inherent device defects compared to conventional CMOS devices. We introduce the Recursive NanoBox Processor Grid as an application specific, fault-tolerant, parallel computing system designed for fabrication with unreliable nanotechnology devices. In this initial study we construct VHDL models of the NanoBox Processor cell ALU and evaluate the effectiveness of our recursive fault masking approach in the presence of random transient errors. Our analysis shows that the ALU can calculate correctly 100 percent of the time with raw FIT (failures in time) rates as high as 10 23. We achieve this error correction with an area overhead on the order of 9x, which is quite reasonable given the high integration densities expected with nanodevices.

Author-supplied keywords

  • Architecture
  • Fault-injection
  • Fault-masking
  • Nanotechnology
  • VLSI

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

  • SGR: 4544265694
  • ISBN: 0-7695-2052-9
  • PUI: 39254144
  • SCOPUS: 2-s2.0-4544265694

Authors

  • A J KleinOsowski

  • K KleinOsowski

  • V Rangarajan

  • P Ranganath

  • D J Lilja

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free