A Survey on Low-Power Techniques with Emerging Technologies

  • Gaillardon P
  • Beigne E
  • Lesecq S
 et al. 
  • 22


    Mendeley users who have this article in their library.
  • 2


    Citations of this article.


Nowadays, power consumption is one of the main limitations of electronic systems. In this context, novel and emerging devices provide new opportunities to extend the trend toward low-power design. In this survey article, we present a transversal survey on energy-efficient techniques ranging from devices to architectures. The actual trends of device research, with fully depleted planar devices, tri-gate geometries, and gateall- around structures, allows us to reach an increasingly higher level of performance while reducing the associated power. In addition, beyond the simple device property enhancements, emerging devices also lead to innovations at the circuit and architectural levels. In particular, devices whose properties can be tuned through additional terminals enable a fine and dynamic control of device threshold. They also enable designers to realize logic gates and to implement power-related techniques in a compact way unreachable to standard technologies. These innovations reduce power consumption at the gate level and unlock new means of actuation in architectural solutions like adaptive voltage and frequency scaling. © 2015 ACM.

Author-supplied keywords

  • AVFS
  • DVFS
  • Low-power techniques
  • arithmetic logic
  • power gating
  • vertically stacked nanowires

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • Pierre-emmanuel Gaillardon

  • Edith Beigne

  • Suzanne Lesecq

  • Giovanni De Micheli

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free