Turning silicon on its edge

  • Nowak E
  • Aller I
  • Ludwig T
 et al. 
  • 50


    Mendeley users who have this article in their library.
  • 254


    Citations of this article.


Double-gate devices will enable the continuation of CMOS scaling after conventional scaling has stalled. DGCMOS/FinFET technology offers a tactical solution to the gate dielectric barrier and a strategic path for silicon scaling to the point where only atomic fluctuations halt further progress. The conventional nature of the processes required to fabricate these structures has enabled rapid experimental progress in just a few years. Fully integrated CMOS circuits have been demonstrated in a 180 nm foundry-compatible process, and methods for mapping conventional, planar CMOS product designs to FinFET have been developed. For both low-power and high-performance applications, DGCMOS-FinFET offers a most promising direction for continued progress in VLSI.

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • Thomas LudwigUniversitat Siegen

  • Edward J. Nowak

  • Ingo Aller

  • Keunwoo Kim

  • Rajiv V. Joshi

  • Ching Te Chuang

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free